ITPEC Textbook
Reading settings
Theme

Guest settings stay on this device. Sign in to sync reader settings.

Contents
Chapter 5 · NetworkPractice
← Return to textbook

CONCEPT PRACTICE

ECC and memory error correction

1 related published questions. Take them one at a time.

Filter questions
Question sources

1 of 1 questions match.

ITPEC Practice
0/1 answered

Question 1 of 1

0/1 answered

2023 Autumn · Morning · Q14

Original exam question · Select the image to enlarge
Read the question as text

Q14. ECC is used for error detection and correction in memory. When n+2 redundant bits are required for a data bus having a width of 2n bits, what is the number of redundant bits that are required for a data bus having a width of 128 bits?

The original image above preserves the complete exam wording and layout.

Choose your answer
Choose an option to check your answer.
1 / 1Back to lesson →

Source: 2023A_FE_AM_Questions.pdf, PDF page 6. ID: 2023A-AM-Q014. Explanation written for this textbook.

Original question · Q14
Q14. ECC is used for error detection and correction in memory. When n+2 redundant bits are required for a data bus having a width of 2n bits, what is the number of redundant bits that are required for a data bus having a width of 128 bits?

Scroll horizontally to read the image at full size.

Figure

Open original ↗