Instruction pipelining

Q22. The instruction pipeline is a technique used in order to improve the CPU performance. Instructions are divided into stages and moved through the processor. An RISC processor has five-stage pipeline (Instruction fetch, Instruction decode, Execute, Memory access, Register write back) and can accept a new instruction at every clock cycle. How many clock cycles does this processor take for completion of the execution of 10 instructions? Here, there are no pipeline stalls, such as branch stall, load stall, and so on.

The original image above preserves the complete exam wording and layout.