ITPEC Textbook
Reading settings
Theme

Guest settings stay on this device. Sign in to sync reader settings.

Contents
Chapter 1 · HardwarePractice
← Return to textbook

CONCEPT PRACTICE

Write-back cache update timing

1 related published questions. Take them one at a time.

Filter questions
Question sources

1 of 1 questions match.

ITPEC Practice
0/1 answered

Question 1 of 1

0/1 answered

2023 Spring · Morning · Q13

Original exam question · Select the image to enlarge
Read the question as text

Q13. Which of the following is the technique that minimizes the number of write operations to the main memory by updating the data only in the cache memory and updating into the main memory later?

The original image above preserves the complete exam wording and layout.

Choose your answer
Choose an option to check your answer.
1 / 1Back to lesson →

Source: 2023S_FE_AM_Questions.pdf, PDF page 7. ID: 2023S-AM-Q013. Explanation written for this textbook.

Original question · Q13
Q13. Which of the following is the technique that minimizes the number of write operations to the main memory by updating the data only in the cache memory and updating into the main memory later?

Scroll horizontally to read the image at full size.

Figure

Open original ↗