Contents
Chapter 1 · HardwarePractice
← Return to textbook

CONCEPT PRACTICE

Floating-point representation

6 related verified questions. Take them one at a time.

Filter questions
Question sources

6 of 6 questions match.

ITPEC Practice
0/1 answered
Historical PDFs
0/4 answered
Textbook Exercises
0/1 answered

Question 1 of 6

0/6 answered

2025 Autumn · Subject A · Q1

Original exam question · Select the image to enlarge
Read the question as text

IEEE 754 binary32 uses a one-bit sign, eight-bit biased exponent and 23-bit fraction. Decode 01000001011000000000000000000000 using bias 127 and the normal-number formula.

The original image above preserves the complete exam wording and layout.

Choose your answer
Choose an option to check your answer.
1 / 6

Source: 2025A_FE-A_Questions.pdf, PDF page 4. ID: 2025A-A-Q001. Explanation written for this textbook.

Original question · Q1
IEEE 754 binary32 uses a one-bit sign, eight-bit biased exponent and 23-bit fraction. Decode 01000001011000000000000000000000 using bias 127 and the normal-number formula.

Scroll horizontally to read the image at full size.